Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello guys!
Is there any op design/architecture such that it can have a gain of at least 65dB at 500MHz?
I am using TSMC 0.18um CMOS process. My load capacitance is about 10fF (the gate capacitance of a MOS transistor).
I tried a folded-cascode op, having a bias current of 350uA. With this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
