Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ,
I have a clarification regarding a BIB(Burn In Board) design.
There are impedance signals in the design which will operate in not more that 10Mhz.
The design has Dual strip-line stack up with impedance signals traveling parallel to each other in adjacent layers which will affect the...
Hi ,
How to find the schematic changes between the Rev A and Rev B schematic files?
Also between two layouts?
Actually I would like to get the report of the Part differences and Net Differences as that we used to get in the PADS Logic 9.4
Kindly help me with the solution
Thanks in...
Thanks for the response Marce.
In case of high density boards , we used to do fan-out all the component pads with a via and then we used to start routing.In such cases there are chances to place vias and route them in the outer layer itself.So we find it difficult to track the unwanted vias...
Hi ,
Is there any option to find the dangling vias in the mentor graphics PADS layout v 9.4?
Its a tedious process to find them manually.!
Help me with any techniques or scripts.
Thanks in advance
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
