Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by bakaberry

  1. B

    ASITIC to Cadence Import problem

    hey lavitaebelle, did you ever figure out what the problem was? I am having hte same problem now and im not sure why.
  2. B

    layout of 4 matching mosfets, no common source or drain node

    common mosfets thanks for the response deepak, im my case I'm using 0.13um process. Would I be able to just group say a couple fingers of the same mosfet surrounded by a dummy and just lay those out in common centroid fastion with adjacent groups not sharing source/drains?
  3. B

    layout of 4 matching mosfets, no common source or drain node

    matching mosfets Hi I'm pretty new to rf layout and am unsure how to layout 4 matching mosfets for my vco design. The thing is these mosfets don't share a common drain or source, so those common centroid patterns like ababbaba etc. doesn't seem to work in my mind. The mosfets are paired of...
  4. B

    VCO phase noise reduction techniques

    reduce vco phase noise do some noise calculations by hand to see the noise contribution being injected into the tank. Should look at flicker and thermal noise mainly. If you are using cadence then the noise summary will list your individual device's noise contribution. then just minimize noise...

Part and Inventory Search

Back
Top