Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In general logic synthesis refers to translating digital system description from a higher level of abstraction to a lower one. A HDL file needs to be compiled first giving us a RTL netlist of sort which the synthesis process will translate to a gate-level netlist.
To be honest any distribution should fill Your needs.. although, when picking one, You might take a closer look on two things:
1. Community
Look for developer-packed communities (Fedora/CentOS, Debian, Gentoo) or just go with any popular distribution or it's derivatives (Ubuntu etc.).. people...
Basically arbiter design should depend on network complexity and topology.
If Your target is a small network with a fixed number of end points (rather small traffic rate), I would recommend fixed-prio arbiter module where the processing queue is based on hoop-count (number of nodes passed) and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
