Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to convert WGL/STIL into Verilog testbench?
Dear sir/madam,
Has this problem been solved?
If it has already been solved, can anybody share with me the solution. I am also need to convert WGL file format to Verilog testbench.
Please help.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
