Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
In my design i synthesize the VHDL description using Synopsys Design Compiler and got the following figures for Power Consumption on 45nm standard cell asic tecnology.
1) Total dynamic power = 36.1 mWatt
2) Total leakage power = 1.20 mWatt.
Now, i want to estimate the expected power...
HI,
i need to design an ALU, based on stochastic arithematic.
Can anyone help me with relevant material/vhdl code for stochastic addition, multiplication, subtraction and division.
Regards.
Hi, i have to design a parallel LDPC decoder with stochastic decoding capability.
The principle is to convert the channel LLR values into stochastic bit stream, where the probability of 1s in the output bit stream is equal to input LLR value.
So far i know that to do so, we need a comparator...
Hi, i am a Pakistani student in italy. For my PhD research topic given to me is Process Variation Aware VLSI design. I want to collaborate with any pakistani student already doing some work in this field so that we could learn from each other's experience.
My task is to develope Variation aware...
Hi, i am a new PhD student, and topic of my study is "PVT variation aware VLSI design". As i am very new to this field, so i need guidance in this regard. Please answer my following questions
1) To model process variations for digital VLSI design at architecture level which tools are used (e.g...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
