Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sorry for the confusion a shift-register with clock and asynchronous input and an external synchronizer to synchronize the input and my question is can we synchronize the input with the clock if yes what is the point of using an external synchronizer I got this doubt while I'm reading advanced...
for example, we have a shift register and it is provided with clock and asynchronous input and my question is what is the point of adding a synchronizer while we can synchronize with the clock? am I wrong or its not possible? can anyone please explain?
In SRAM internal latches that store the binary information. The stored information remains valid as long as power is applied to the unit....when I cut power will my data get deleted ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.