Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am struggling with some synchronous design issues.
Imagine I have a process where I create a single cycle "tick" (e.g. a synchronized wr signal from a CPU) which is one clock cyle.
If my system is clocked at the rising edge this tick goes high just after the rising edge and goes low just...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
