Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ashish_chauhan

  1. A

    Designing amplifiers with BJTs.

    HI Friends, what I am going to ask might be funny but here it is:- where to start for designing BJT based amplifiers... ? I have ample experience in amplifiers with MOSFETS... thanks
  2. A

    ldo buffer design issue, pls help

    On another note... more towards debugging ur problem. Did you check the stability of your feedbck loop in the voltage buffer. Since you are driving a capacitive load and the buffer has negative feedback involved you need to ensure its stability as well. Your stability analysis of outer loop...
  3. A

    ldo buffer design issue, pls help

    HI cant say if this is gonna help you ... but the buffer architecture you are using is called Super Source follower. You can read aboout it in Gray&Meyer's book. There they have also discussed about its instability.(You can see that it is using shunt feedback to reduce the output impedence)...
  4. A

    details of BCD processes

    Can any one give some links for information related to BCD process.
  5. A

    Measuring open loop gain of LDO in LTspice

    did you try loopgain element as shown in loopgain2 example in LTspice examples... I think thats the best possible way...
  6. A

    URGENT: REGARDING DESIGN OF LDO

    HI I guess u are using IC station from mentor graphics ... Its a really user friendly tool for layout. every thing is controlled through graphical strokes. for help press the right button on ur mouse and draw the shape of question mark with cursor... a sub window will open telling u about...
  7. A

    LDO AC simulation brain-teaser

    can you explain a bit on your schmatic as to which part is trying to do what...?
  8. A

    URGENT: REGARDING DESIGN OF LDO

    In first snap you said it to be 0.35um... ?? now its 0.18um ... can you clear it ... I can help you out on this design ...
  9. A

    stability simulation of bandgap

    Sorry for the typo on "Middlebrook". Of course even Middlebrook breaks the loop but in that case you can break the loop at any place. But is it possible that even Middlebrook's method gives wrong results? just a doubt...
  10. A

    stability simulation of bandgap

    HI If your Amp is two stage (self biased) then break the loop at the input of second stage of amplifier. if not then its better you proceed with middlebook's method. what do you say LVW?
  11. A

    Pole zero analysis - how to read values of poles and zeros

    Re: pole zero analysis are you taking care of units for frequency ( radians or hertz)?
  12. A

    book needed on current mode ic design.

    current mode ic Hi All, I am looking for a book: Analogue IC design By C. Toumazou, F. J. Lidgey, David Haigh This is on current mode approach of ic design. please let me know if you the soft-copy for it. thanks in advance Ashish
  13. A

    How is VLSI Jobs in US now

    companies for vlsi in usa Hows the job scene now? and what are the prediction for coming quarters ...
  14. A

    How can I get lambda curves of a bsim3v3.2 mos model ?

    nmos model + lambda hope u could get someting out of the paper!!
  15. A

    How can I get lambda curves of a bsim3v3.2 mos model ?

    mos model lampda You simulate the level49 parameters to get level7 parameters... the hspice statement you have given uses "CDO" I asked you to divide by "Id" the curves u get this way are good enough to give you a first cut design which simulates very close to expected values. After that only...

Part and Inventory Search

Back
Top