Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Am using Z85C3016VEG SCC controller interface with Altera FPGA in asynchronous mode and half duplex operation.
Question:
1. PCLK pin & SYNCA whether to be connect or not ?
2.How much value pullup resistor need for control signals like INT#,WR#,RD# & CE#.?
3.what is going to be done other...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
