Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am working on implementation of PLL (phase locked loop).
The implementation in MATLAB is done. It should be simulated in a similar way in hardware. Honestly, I don’t understand what a simulation in hardware means. Does anyone explain it to me?
I have read the software engineers use FPGA for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
