Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I've a synthesized netlist with a SPEF and SDC file. My design has some small timing violations. I would like to know if there is a command to optimize timing inside ICC? I'm looking for something like:
read_verilog ...
read_sdc ...
read_parasitics ...
optimize_timing ... # is there a...
Hi,
In Synopsys PrimeTime, what would be an effective way to dump out delays and slews at all arcs and pins in the design? I've written a tcl script to achieve that but on a 160K cell design it takes more than 10min. Whereas report timing takes only half a minute. So I'm guessing that there...
I'm looking for something like "get_attribute -class port <port-name> arrival_time". I need to iterate through all the ports and get the arrival times along with other stuff like effective cap seen from the (input) port.
Hi,
I need to read the arrival times at each port and write them out in a file. How can I query arrival time on a given port in PrimeTime? I could not find any attribute for that under class port, although its there for class pin.
Regards
Ankur
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
