Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: why hold time is not included in critical frequency calc
If you see hold time consatraint , it comes at the same egde of the operating clock i.e there is no time period involved in hold delay calculation that's why hold doesn't effect max frequency.
If you see set up constraint , it comes...
Re: Circuit for Clock Divide by 5 and 50 % duty cycle (urgen
The basic way to design is :
First design a normal divide by N (here N=5) or mod N counter .
Analyses all the waveforms from the flops O/P.
Take a waveform that is high for (N-1)/2 (here 2) clock cycles (over a period of N cycles)...
at pinch off VGD is 0V but VDS is there which produce a lateral electric field and push the electrons towards drain from source.....hope this will help.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
