Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
For understanding I have given constant value.
But the real expression is
Answer=((0.21*R)+(0.72*G)+(0.07*B))
R, G, and B are input for the module
Thanks,
Arun
Hello,
I need to implement this exprestion in VHDL
Answer=((0.21*255)+(0.72*100)+(0.07*90))
Can anybody help me how to multiply the float values and roundoff the final answer
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.