Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by argam

  1. A

    Selection of an FPGA+ADC+DAC

    Hello, I am starting to research the market to buy a signal processing board for communications signals, including at least 1 ADC (150Msps, 14bit), 1 DAC (200Msps, 14bit) and of course an FPGA. My purpose is to perform signal processing to signals with bandwidths of 40MHz maximum, and I am...
  2. A

    Altium designer area fills, vias and plated edges

    Thanks a lot for your help, both answers helped a lot. Now I have another question. When I was working with a ground plane (layer stack with two signal layers and a GND plane), the autorouter, whenever there was a pad connected to ground, it used a via to connect it to it. Now, I just removed...
  3. A

    Altium designer area fills, vias and plated edges

    Hello, although I have checked the forum a few times I have never posted, but now I have a few issues that I hope you can help me with. I am working in a small RF board on Altium Designer. This is my first time using this software and there are a few things I don't know how to do or if they...

Part and Inventory Search

Back
Top