Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
In the link below, CRC-32 is implemented in "C"
https://rosettacode.org/wiki/CRC-32#C
I can understand that 256 table entries are calculated. But I cannot get these 4 lines in that code
q = buf + len;
for (p = buf; p < q; p++) {
octet = *p;
crc = (crc >> 8) ^ table[(crc &...
Sure Miralipoor,
FPGA: Spartan-6 lx16 cgs324
Ethernet PHY IC: smscLAN8710a
My board is Digilent nexys-3.
I want to receive a UDP payload in my FPGA board:
I used the following packet format:
Ethernet preamble/SFD (synchronizer): 55 55 55 55 55 55 55 D5
Ethernet destination address: 00 10 A4...
Hi all,
Objective:
My objective is to build an FPGA based UDP/IP core which is capable of trans&receiving UDP messages over ethernet.
Completed work:
I successfully transmitted locally a UDP packet to PC from my FPGA board through a D-Link modem/router.
Problem:
But I am not able to receive...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
