Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by aravind

  1. A

    [SOLVED] Is anybody worked on Scripts?

    He/she may be taking survive on how many ppls know tcl/perl.. Avoid non-sense questions..
  2. A

    optimization in preCTS stage

    advise to fix all timing violation and drc before going to CTS..
  3. A

    New SOC / Encounter tutorial?

    Latest version of encounter is 101usr1 .. better to install this version and watch demo video in it.. Complete soc encounter scripts are also present as foundation scripts.. Aravind
  4. A

    Cadence RC Compiler and DC

    Hi Asic_intl, Migrating from DC to RC will take 1 week for basic tool understand and database exploration. 1 more week to understand more detail commands.. total 2 weeks enough for complete understanding of RC. Note: both tool commands are very similar. Br, Aravind R
  5. A

    Cadence RTLCompiler, how to prevent re-synthesis of the same module

    Hi zhi, Default RTLcompiler uniquify the design during Global mapping. This will improve the QoR . If you dont want to uniquify and OK on QoR effect. You can use set_attr minimize_uniquify true [find / -subdesign DECODER] or full design set_attr minimize_uniquify true / .. Note: this...
  6. A

    how to load def file into encounter

    defIn and DefOut is used for load and save Def file in encounter
  7. A

    need solution to reduce congestion

    is it placement congestion or routing congestion. share the detail congestion report.
  8. A

    Jobs in Mexico, Spanish Asic

    wrong forum to post jobs.. Please post in eda jobs ad.. forum Aravind
  9. A

    MSc Signal Processing from NTU - advice needed

    I recommend to study technical course in US or UK not SG.
  10. A

    MSc Signal Processing from NTU - advice needed

    studying a master in singapore ,compare to USA ,UK .not is so good. Also if u agree for get a aid from NTU, U need to sign an agreement , stating that 3 yrs u need to work in singapore.. This gives advance to the SG company to give low vague for good candidate.. Consider all these factor and...
  11. A

    How to get cascaded clocks information at synthesis level

    u can create clock at the port where another clock also present. use create_generated_clock -add -master_clock... Then tool will treat new clock as clock root point.. best of luck
  12. A

    two synthesis runs with two separate libraries - different slack numbers

    why dont know search DC technology translation in solvnet or DC document. u will a find the command and flow. Best of luck
  13. A

    to generate Captble for encounter by itf files

    u can generate Captbl from encounter by using generateCapTbl command in Encounter..
  14. A

    two synthesis runs with two separate libraries - different slack numbers

    For quick understanding about the librarys. Do technology translation on DC. This will give some rough idea bought other library. U need to do vice-versa aravind
  15. A

    two synthesis runs with two separate libraries - different slack numbers

    write a rtl code which as all basic gates and flops, synthesis the code in difference frequency. This will give idea about which library is better interms tool, performace.. Aravind R
See more

Part and Inventory Search

Back
Top