Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by aramesh

  1. A

    why insert filler cells into empty space?

    Filler cells could also minimise latchup and ensure a uniform a density for the chip before manufacturing.
  2. A

    IO Assignment in Cadence Digital Implementation

    Thanks Pavan, Do you do a random tool based placement of IOs , then write out a io assignment file and then edit the locations in that to get the particular location u need ?
  3. A

    IO Assignment in Cadence Digital Implementation

    Hello, I am new to Cadence Digital Implementation Systems and have a query on IO Assignments. How do you write out an IO Assignment file in Cadence ? What if the specifications indicate where exactly you want the IOs to be ? How do you place them ? Would much appreciate a reply. aramesh
See more

Part and Inventory Search

Back
Top