Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello
I'm studying about gm/Id methodology and need any good documents about this method, specially Boris Murmann's lecture notes in stanford.
How can I provide them?
tnx
Hi friends
In Razavi's book it's mentioned that an equivalent noise voltage source together with an equivalent noise current source is needed at the input of a two-port network to display its noise performance at input.
Now, my question is that what is needed at input of a one-port network to...
Hello
Some of MOSFET parameters have model parameters in Hspice; e.g. LV9 for threshold voltage.
I want to find Hspice model parameters for MOSFET noise coefficients (Flicker and thermal, kf , ...).
Do you know them?
Hello
I have written an sp file and tried to simulate it with Hspice. But it doesn't oscillate!
The code is:
I have used a 0.18u technology file for it and included it in the code.
What's the problem?
Hello
I want to know about LTE standard specifications, for example, about frequency band, phase noise spec and etc. Is there any document about it? Do you know the specs?
Dear friends
I want to formulate output power a cross coupled oscillator. Do you know any book/paper/application note that describe it? Do you know about it?
tnx
Hi
I want to read about phase noise of oscillators. I have seen the these documents:
-RF Microelectronics by Razavi (2012)
- Documents by Lee & Hajimiri (1998 & 2000)
I want to know is there any other documents about phase noise?
tnx
Hello
Please check these expressions. Which is true?
An analog PLL is a PLL that is implemented by analog blocks (PFD, Loop filter, VCO). This PLL produces analog signal.
A digital PLL is a PLL that is implemented by digital PFD, but uses loop filter and analog VCO.
An all digital PLL is a PLL...
Hello
I have seen in a book a basic current conveyor circuit that its voltage gain is analysed, but I can't understand the analysis that yields this result. The circuit and its voltage gain is shown in this picture:
Can anyone, please, help me?
Hello
I have used MATLAB to get fft, log10 and then plot the output. But the output is:
I see that phase noise is about -10dBc/Hz for 100kHz and about -27dBc/Hz for 1MHz. Is it true?
About the PLL: an improved ring oscillator is used as VCO. pls hlp.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
