Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
timescale of worklib module = notset
help for ius6.2 simulation?
when i simulate my verilog design using the following command:
ncverilog hello.v
some ERRORs occur:
ncverilog(64): 06.20-s005: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: hello.v
module worklib.hello:v...
when i simulate my verilog design using the following command:
ncverilog hello.v
some ERRORs occur:
ncverilog(64): 06.20-s005: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: hello.v
module worklib.hello:v
errors: 0, warnings: 0
Caching...
I want to install Nanosim.2002.03 on redhat 8.0? But it needs the command "uncompress" to extract ns.taz,"uncompress" does not exist on redhat 8.0,what shall I do?
Who can help me?
Thanks a lot.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
