Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ldo linear region
Hi All,
I have a small query, please help in sorting it out.
Is it a must to have the power mos of a linear regulator in saturation region.
e.g Vin=1.5V Vout=1.2V Iload=800mA
subthreshold analog design
Hi All,
Could some one give me name of a book that deals with designing analog circuits in subthreshold region of opeartion for mOS transistor.
I have been going through IEEE papers on the same but am unable to get a clear picture
thanks in advance
Hi Venkatesh,
we have mos cap work in 2 modes. depletion and enhancement.
In depletion mode the cap is b/w gate and substrate and it is wlcox.
So you know the plates.
In enhancement mode the cap is between channel (drain and source) and the gate. Beyound vt again it is w*l* cox
If you have a...
Are you saying that you could reduce 1/f noise by redicing the BW of the buffer.
I haver not read or heard any technique that could reduce 1/f noise by BW reduction.
The buffer would in your explanation work more like a filter if I understand your explanation right. And no filter exsists that...
Hi tsanlee
There is nothing as DC PSRR and no BGR datasheet mentions line regulation as DC PSRR.
Next your BGR output is varving by 50mv under what conditions. Is it line regulation. Or is it temperature related or process variation.
Also the noise source which is majorly low -frequency...
Re: Where can I find papers to design precision low-drift am
could you clarify what you mean by low drift. Rather drift is related to which paramater of the amp. UGB, Gain, Power
As per my understanding, a macromodel od the design is generated.
This is nothing but a transfer function. Obviously the transfer function is not exact, but a close approximation of the circuit.
So one would observe the difference in results from actual circuit and polynominal model of the circuit.
Hi ,
Correct me if I misunderstood, So we take care on board level but not on the circuit level.
And how would we deal with things when I need the same reference in a RF chip.
rf voltage reference
Hi All,
is a voltage reference for rf circuit same as for any other analog circuit.
Or do we take certain extra precautions for one in rf design.
Are their special circuit techniques used .
cascade and cascode
What I have read says that noise performance of cascode worsens at high frequency.
A cascode is always a combination of common source driving a common gate amplifier. The topology is fixed.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.