Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: two dimensional input port in verilog
Thanks very much for the above macro and explanations mrflibble!
I had an issue with the Lattice Reveal debugger plainly refusing to start if anything in the project had array ports, so I used your pack macros--and it works mighty well.
Wholeheartedly...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
