Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I know that it is not advisable to use gated clock partly because of glitches caused by other changing signals.
I am curious to know if glitches can happen when I take the edge of a non-clock signal(let's say, output of combinational logic) to trigger some event. If there is a problem, how do I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.