Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by anilmutha

  1. A

    output chip of my pins shows 100 ohms resistance instead of open circuit.

    The package is QFN. The pin two adjacent's are supply and ground. I see a resistance of 1.75kohm to supply and 100 ohms to ground. I have done a IV curve for this as well by stepping voltage from 0.1V to 0.5V and its drawing 1m to 5mA of current. So I dont think I am forward biasing the diode.
  2. A

    output chip of my pins shows 100 ohms resistance instead of open circuit.

    Hi All, I am testing my analog chip which is flip-chip'ed on a AlN ceramic interposer and it seems there is a pin which shows 100 ohms of resistance to ground instead of open circuit. The pin is basically the bias diode of a current mirror. The pin is protected by ESD diodes on chip. I have...
  3. A

    Is dcmatch analysis in Cadence useful?

    Thanks RobG for bring out the subtle differences. Is there a way to use the MonteCarlo model parameter (or any other model parameter) for dcmatch sim? I fear extracting MonteCarlo parameter for dcmatch would be more time consuming then using trial and error method with MonteCarlo sims to...
  4. A

    Is dcmatch analysis in Cadence useful?

    My statement was based from the discussion in this forum. .
  5. A

    Is dcmatch analysis in Cadence useful?

    Thank RobG and varunkant2k for your replies. It seems very clear now that dcmatch is a subset of Montecarlo analysis looking at specific parameters. Also I found out that you need specific dcmatch models to perform this simulation. I have access to ST micro and Austria Micro Systems model files...
  6. A

    Is dcmatch analysis in Cadence useful?

    Thanks Varunkant2k for your reply. Does that mean DCmatch analysis is quicker and limited way of doing Process+Mismatch option of Montecarlo analysis? Because from what I understand the Process+mismatch option gives mismatch variation for matching transistors at various statistical Process...
  7. A

    Is dcmatch analysis in Cadence useful?

    Hello, I been reading the User manual of Spectre and came across dcmatch analysis. I tried using the dcmatch analysis on one of the circuit and straight off wasnt really sure how to use it and what purpose it might serve. Tried to read the manual further but didnt get anywhere. Anybody out...
  8. A

    possible to do Analog simulation using High speed clusters and Parallel processing?

    Here is what Cadence had to say: Spectre already has an option called "APS" which gives access to enhanced performance without sacrificing accuracy, as well as being able to take advantage of multi-core machines which can give major performance increases overall. It also has capability (early...
  9. A

    possible to do Analog simulation using High speed clusters and Parallel processing?

    Thanks for the reply FvM. Anybody else has any experience with distributed processing on a cluster?
  10. A

    possible to do Analog simulation using High speed clusters and Parallel processing?

    Hello All, I mostly use scripts to do Spectre simulation. We here have a high speed cluster and we would like to leverage it to reduce the speed time of simulation. So I have decided to join a course which uses openMPI or C ( not really sure about the language ) to parallelize the code. Does...
  11. A

    Remove overhead for various analysis during corner simulation

    Thanks for the reply erikl. Anybody else who can help me out?
  12. A

    Remove overhead for various analysis during corner simulation

    Hi, I am using SKILL to run some ac and dc analysis over corners in cadence 5.14. I notice that everytime an analysis is executed there is overhead for calculating Circuit inventory etc.. Since the circuit netlist is same, I assume its a waste of processing time. Is there a way to cut the...
  13. A

    How would you rate Tyndall National Institute?

    Hi All, How well is Tyndall National Institute known among Electronic community? Does it have a good reach among engineers? How good is it ranked with respect to other university in terms of RnD? Thanks Anil
  14. A

    Analog Desing/Layout looking for positions in Europe

    Hi Keith, That would be kind of you! Can you pls do it @ anilmutha@gmail.com Anil
  15. A

    Analog Desing/Layout looking for positions in Europe

    Hi Keith, Thanks for the link. I am active on Linkedin and daily scanning through it for jobs. Hope I strike gold! Anil

Part and Inventory Search

Back
Top