Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a couple of questions regarding the design of DSMs in Frac-N PLLs
I am trying to design 3rd order single loop DSMs with 3-5 level Quantizer outputs. How do I determine the DSM filter coefficients so that I am able to use a 2bit Quantizer in it and ensure stability? With a classical...
noticed an old thread unanswered while posting my own.
I have seen PLLs using ref clock and feedback clock and both work equally well. Nothing wrong implementing it on way or the other since at steady state, reference clock & feedback clock have the same frequency. If you plan to use the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
