Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
serial ata fpga
Hi All,
I am working PCI Express design in our project. I am using the GTP core which is existing the Pci end point interface design is connected diff clock interface. We are not yet recevie the clk properly. The ref clock we are using to generate the core is 100Mhz , 4...
Hi all,
I am a BE Graduate. Currently i am working in networking field - 2 yrs. Now i want to do networking course. In networking, which coursess will give great job opertunity in MNCs. Ple...
Thank u
Hi,
i need the details about C Based verfication in VLSI. I have knowledge about PLI (Programming Language Interface). I Expect More about Real Time Methods in this case. Kindly show me any answer or files for me
hi,
i have doubt in setup and hold time. Setup time imposes a maximum delay requirement, Hold time imposes a minimum delay requirement. How? ple. explain me
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.