Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks to you both for the kind reply.
In my design, I need a single ended output, so how to balance the output at Vsy/2. Is there any alternative to CMFB circuit or any technique to convert differential output obtained using CMFB to single ended output.
I am doing the design using the...
Hello All,
I need to design an operational amplifier, to be used as an instrumentation amplifier with sensor chip. The sensor output voltage varies from 0.1 to 0.5 Volt. Kindly help me in writing the specifications for my opamp and also which opamp architecture should i use in my design. The...
Re: Monte Carlo Yield Analysis
Thanks to all for the kind help.
To give an idea about my design, I am using the Beta Multiplier Reference circuit to generate a reference current of 10uA. The circuit has a resistor in the drain side. How much may be the effect of this resistor in Monte Carlo...
Hello All,
Please tell me how to decrease the mismatch and increase the yield of my designed Operational Amplifier, as during the monte carlo simulation for yield analysis, the open loop gain drops too large from the gain value it has been designed for. Any help would be highly appreciated...
Hello all.
Plz tell me, if it is possible to get a successful Op Amp IC based on 2 stage architecture.
What I see is that, during the Monte Carlo simulation, the gain is varying very huge, and even to the negative gain (-30db), while during the process corner simulation, everything seems to be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
