Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Analog_Domain

  1. A

    Transmitter- cml based driver doubt. Need clarification?

    Thanks for the reply. So driver input swing must be such that diff pair will not go for cut off region. Am i correct? Thanks
  2. A

    Transmitter- cml based driver doubt. Need clarification?

    Hi Can anyone point out the reason why we should not give rail to rail input signal to the cml based driver. Thanks
  3. A

    Design Of ESD For Transmitter Driver

    Thanks for the ideas, Any additional info for verifying the ESD? Are we need to implement for both modes seperate test bench and check?
  4. A

    Gain of LVDS Driver-(cmos transmitter)

    Hi.. For designing transmitter driver do we really need to worry about gain of transmitter driver. if so why and its consequences.? Colud someone say me, what will be the gain of LVDS driver and how you r measuring it. Thanks
  5. A

    Design Of ESD For Transmitter Driver

    Hi Im doing LVDS driver circuit for transmitter, now im asked to implement any type of ESD cirucuits at the end of driver. Any of you can explain how can it be designed. Any test bench for verifying ?. Thanks
  6. A

    mipi, pcie designer job in malaysia

    Hi Im searching for job in malaysia for analog circuit design which covers mipi and pcie based projects. Can anyone provide me the list of companies doing those in malaysia or singapore location. Or anyone working in those companies has vacancies for 5yrs experienced candiate. Thanks
  7. A

    [Moved]: Sizing an OpAmp with gm/Id - help needed

    @lilke can u explain on what basis u gave those formula.. do u have any paper for this. It will really helps
  8. A

    [Moved]: Small Signal Analysis

    Re: Small Signal Analysis So it Means, Small signal is the signal given to the gate of the amplifier r any circuit such that the mosfet tends to operate only in linear region for those signal. Is this correct?
  9. A

    [moved] Cadence virtuoso calculator- Merging expression

    Hi I need to tabulate some results using cadence calculator. I have given here a expression for a test case for easy understanding, but in general im using diff exp. Suppose ymax(v("/a<31:0>" ?result "tran")) will results all max of a<31:0> and ymax(v("/b<31:0>" ?result "tran")) will results all...
  10. A

    Two-Stage OpAmp with pmos

    Hi You can try with folded cascode opamp. It will give you a better specification.
  11. A

    [SOLVED] NMOS Discharging a Capacitor

    Hi.. Ur graph shows current value is approx equal to 100uA in case of transient... Instead of horizontal marker place vertical marker. It will say the exact current at that instant. Thanks
  12. A

    [Moved]: Small Signal Analysis

    Can anyone give me detailed explanation for What is Small signal and how its differ from large signal... Why small signal gain is necessary.. why we are not considering v_out(pp)/v_in(pp) as like measuring large signal gain.
See more

Part and Inventory Search

Back
Top