Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
Do you know how to set up a new PDK to work with BAG (Berkeley Analog Generator) rather than the cds_ff_mpt PDK?
I am trying to set up gpdk045 to work with bag.
I have followed the instructions in the link Setting up New PDK and I still can not run it successfully. I also tried to...
Hi all,
Dose anyone know how to setup "LayGO" -Layout Grid Object- which is a part of "BAG" - Berkeley analog generator- to a new technology process and automatically generate layout from any schematic?
both codes are open source and available on github.
Any help is really apricated.
Thank...
The problem is solved by editing the test file using Notepad++ and then select all the test files then follow the instructions in the following picture.
Thanks for everyone how tried to help in anyway
Yes ModelSim passed my code and simulated it correctly.
This is the top portion of Vhdl code, which the synthesis tool claims I have a syntax error in it.
Hello,
I have designed a Finite State Machine in VHDL and I simulated the code using Modelsim and testbench, and the code works Great. I am using an open source tool called Alliance to make the synthesis and pnr etc and generate the GSD2 file by the end of this project. when I try to run the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
