Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a logic function to implement. It's quite an odd/irregular one and large. I have a truth table to represent it. In order to implement it i would like to have a constant array having. How can I have an array in verilog which also gets synthesized(what construct / keyword). The value of...
how can I measure logic threshold in cadence analog design environments of an inverter . or formulating problem in more generic way how can i find value of A(a design variable) for which some output expression attains some desired value.
It means that you can fire a command on say bank 1 and expect the data 3 cycles later. the preceding 2 cycles can be used to fire command on other bank .and expect their output at cycles 4,5 and so on
interfacing ddr sdram
I am doing a project where in i need to interface ddr sdram . In order to do that i tried to study ddr sdram datasheet but failed to comprehend it . Itused to talk about signals as if the signals as if the reader is already aware of them . can you please suggest a good...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
