Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are several cells in the library, so applying the command to many cells one by one is very inefficient. By the way it seems that there is no reasonable answer to this question by now. However thank you for your time to replying me.
Thank you but I Know that, but it's a very time consuming work and i'm seeking a better way to do that. In other words I just want to exactly say "WHAT" cells to be used not what cells not to be used.
Regards
Hello all,
How can i synthesis a design using my specified cells? In other words, I want the compiler to use only the cells that i specified (from a list or something) to synthesis the design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
