Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by amitabh262002

  1. A

    how to read address in RAM

    Then how i can read the value or address in the modelsim?
  2. A

    Project based on LEON3 processor

    Hi, I want to do Master's project using LEON3 processor. Please suggest some projects using the LEON3 core.
  3. A

    how to read address in RAM

    Hi, In Leon3's testbench, I am putting some C program in PROM (i.e. replacing PROM.srec with my C program lets say add.srec). The code of C prog is follows --------------------------------------------------- #include <stdio.h> #include <stdlib.h> int main(void) { int a=2,b=3,c; c=a+b...
  4. A

    address of the variable in TSIM simulator

    Hi, I am using TSIM/LEON3 SPARC simulator, version 2.0.18 (evaluation version)for C program for compilation and simulation. For example I am running the following C program...... -------------------------------- #include <stdio.h> #include <stdlib.h> int main(void) { int a=2,b=3,c; c=a+b...
  5. A

    Writing C Programs using Eclipse

    HI please tell me the procedure and setting for C programming and debugger settings for Eclipse.
  6. A

    Types of data acquisition

    Hi Please tell me types of data acquisition and methods for the same?
  7. A

    what is the meaning of these terms in mi403 board's testbench

    Hi pls tell me about the following terms , I am using xilinx-ml403 board's testbench iic_sda, iic_scl, lresp, vid_blankn, vid_syncn, vid_hsync, vid_vsync,
  8. A

    Latch-up Question In CMOS

    From my point of view and logic you are correct means RS1 and RW1 should be decrease. Bcoz when we give more body connections the resistance of all taps comes in parallel so over all resistance will be low. For your another question: When resistance will be low IR drop will also be low so that...
  9. A

    what is the working testbench of LEON3 processor for ml403 board

    Hi I am working on LEON3 processor and using xilinx-ml403 board. In this board's testbench what is the working of process part of that code. plz help me. I am not understanding the working of code. I am attaching the VHDL code also.
  10. A

    How to modify .srec file

    Hi, I am using following files in my project. I want to modify these source files. Please help me how to modify or edit these files so i can add my code in these files. ------------------------------------------------------- constant promfile : string := "prom.srec"; -- rom contents constant...
  11. A

    how code is working in this testbench?

    Hi I am using following testbench in my project for the leon3-xilinx-ml403 board. In this test bench i am not able to understand how the following code is working. -------------------- begin -- clock and reset sys_clk <= not sys_clk after ct * 1 ns; sys_rst_in <= '0', '1' after 200 ns...
  12. A

    looking for a vhdl code of leon3 microprocessor

    check Home - Aeroflex Gaisler in download session. in grlib......zip file goto design/leon3mp in this all coding is there.
  13. A

    need help in ModelSim simulation

    Hi I am doing LEON3's simulatin in ModelSim but not able to add gaisler library to that. pls tell me how to do that. If u have step by step procedure for this pls update that also.
  14. A

    Cmos7,cmos7_5 and cmos9 - in which technology?

    national semiconductor cmos7 technology hi all can any one tell me that, Cmos7,cmos7_5 and cmos9..for these process used in National Semiconductor, are in which technology(microns).
  15. A

    Why we are not putting Dummy above the Gate of MOS?

    HI All, can any one tell me why we are not putting Dummy above Gate of MOS,as we are putting dummy at sides of MOS. Amitabh

Part and Inventory Search

Back
Top