Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I want to simulate a 2 step ADC whit these characteristics :
first step :5bits
2nd step:5bits
now I want to use self-error correction on my ADC but I dont know how can I use the new extra bit on 2nd step.
please guide me and introduce me some related papers.
regards.
Hi
I want to simulink one ideal 2 step pipeline ADC on matlab. its 10 bit ADC (1st step is 4 bits and the second step is 6 bits)
who has any paper or sample about this?
regards
flash pipeline
Hi
I want to design 2step flash pipeline ADC (10 bits) can you please help me how can I do this ?
I need some papers that explain how can we design these ... we need to analyse this with matlab or ADS (Advanced designed system) so if you have any sample or example about these...
sorry I cant download that pdf file "http://kabuki.eecs.berkeley.edu/~abo/abothesis.pdf"
can you please upload this again?
I need some paper about designing of adc pipeline (2 step flash pipeline).
regards
how to install cadence 6.1.0
hi
can you tell me in which linux platform can I install Cadence IC 6.1.0 ?
which kind of linux ? ununtu?redhat? and which verision ?
please tell it with the verision of platform
thanks.
telescopic op-amp
at the same input range you can reach higher gain with folded cascode .
at first you should select your target , gain or bandwith or ... ?
I think folded cascode is better than 2 stage opamp.
for more informations you can check the Martins book about this . it hase both of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
