Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by amir68

  1. A

    carbon nano tube in pass transistor desgining

    do you have any site ,jurnal or paper to learning?
  2. A

    carbon nano tube in pass transistor desgining

    yes i know i correct my question.i have a jurnal about full adder design with CMOS and the simulator is hspice. i want to simulate that adder with CNFET transistor and i have standford univercity library but i know a little about writing CNFET codes in hspice because of that i can not reach full...
  3. A

    carbon nano tube in pass transistor desgining

    i mean how i can write CNFET codes in hspice simulator i have a full adder journal about full adder that designed with CMOS and simulated with hspice i want to simulate it with CNFET but i know a little about CNFET parameters in Hspice please help me.and my dear freind i have downloaded the...
  4. A

    carbon nano tube in pass transistor desgining

    hello dear freinds i need to know how can i desgin cntfet(carbon nano tubes)transistors parameter in hspice
  5. A

    I NEED Cmos technologys 90 nm library for low leakage

    hello i have attached the jurnal in the previous post. i need the hspice code and simulation like the jurnal for fig9 and fig12 if anybody can work with hspice p;ease give me the hspice netlist of the figs.thanks a lot
  6. A

    I NEED Cmos technologys 90 nm library for low leakage

    it was usefull my friend tanx the other problam that i have is the ULPD techniqe.i can not recognize where does the drin and source of the ulpd circuit connect.and in ulpd circuits Nmos is in the up or down i attache the jurnal please help me it is very important to me
  7. A

    I NEED Cmos technologys 90 nm library for low leakage

    HELLO i am new member,i have a project about Design of two Low-Power ful ladder cells using GDI structure and hybrid CMOS logic style in my university and i have probelam with designing of this circuits in Hspice. 1:I need 90nm and 0.13um cmos technology library for hspice 2:I do not know how...
See more

Part and Inventory Search

Back
Top