Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm simulating a slot-fed dielectric resonator antenna (DRA) with a parasitic strip.
The simulated structure is as follows:
1- Microstrip line etched on the bottom side of the substrate
2 - Slotted ground plane (PEC) on top side of the substrate
3 - DRA placed on the ground plane
4 -...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
