Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by amarendrap14

  1. A

    basic question reagrding LDO design

    gm ldo thanks saro, i am seeing the same volatge change in output as claculated from output impedence .(ie 100mV for 1mA @ ugb (50MHz) if output impedence is 100 (40dB)). actually i was taking only single step earlier . if we take periodic load then the dip will becomes same as what perdicted...
  2. A

    basic question reagrding LDO design

    ldo design but why i am not getting the value corresponding to the output impedence value. say i apply step of 1mA at the LDO output then i should get 100*1mA = 100mV change in output . i am seeing only 10mV change . i think the step signal does have all frequency component , so frequency...
  3. A

    basic question reagrding LDO design

    ldo & ripple my load current varies from 50uA to 20mA the transient load applied is 50uA to 10mA in 50 ns. the 20 db number is for 20mA , for 50uA (minimum load) the output impedence peaks to 30dB ..
  4. A

    basic question reagrding LDO design

    ldo basics i wanted to know what is the correlation between output impedence and LDO transient load performance . actually i am seening a peak of 20db impedence at around UGB of LDO (dc is only around 0 db). however when we apply transient LOAD the measured dip in LDO output is quit less than...
  5. A

    How to simulate the change in VT with temperature?

    you can pump two diffirent current say 1uA and 10uA in two different BJT. use relation VBE1 -VBE2 = nVt*ln(I1/I2). so you just nedd to take the difference between two voltage and do a temperature DC sweep. it should be simple linear line..as expected (Vt=kT/q) you can take derivative to get...
  6. A

    Generating the bias voltage of an op-amp

    Re: Bandgap Reference generally bandgap also provide current reference (which can be 5-8%) accurate.. so best way is to bias through current(biasing is simpler and good control over power dissipation).. . also accuracy requirements for current is generally less compared voltage.. LDO are used...
  7. A

    Implementation High R in CMOS

    use N-well resistors for high values,although area will still be high for Mohms.. generally MOS capacitors are used to implement cap of the order of pF.. u can try DRAM capacitor technology for high density....
  8. A

    When power on inverter such as 74LVT04, the output is high impedance or low?

    Re: Question Inverter how r u coming to that conclusion..
  9. A

    satellite communication

    digital modulation like QPSK ,GMSK are used. with different coding rate 1/2,3/4 based on BER..etc are used.. one of the reason might be very less SNR of signals to be processed.
  10. A

    Analog design interview questions

    op amp question bank for job interview go through analog design- razavi and digital CMOS - rabay..

Part and Inventory Search

Back
Top