Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clock gating dft
Hello all,
In my design i have manuallly instantiated latch based clock gating. When i do dft_drc it reports error.
Warnings: clock pin CK of DFF is not active when clocks are set on.
i did change my manually instatiated clock gating with library ICG cell,then...
Re: DC compiler error
hi,
This is the problem with work libraries. check the use-clause in your RTL. The libraries included using USE clause in a design should be analyzed before analyzing the design.
make sure parameters file and utilities files are analyzed in order.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
