Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by alphi

  1. A

    anyone have this resistor datasheet or tcr parameter

    it is resistor, 0.075R F=1%
  2. A

    anyone have this resistor datasheet or tcr parameter

    anyone have this resistor datasheet or tcr parameter,I can not find it? what is "DCR" hint ?
  3. A

    NPN transistor use for zener,How it work?

    how much reverse-bias current is safe ? we can not find this parameter from transistor datasheet. from fig,Iec=(enlargement factor)*Ieb ? if i use following sch,does it work well?
  4. A

    NPN transistor use for zener,How it work?

    following fig, use NPN Vebo for over voltage protection,how it work?
  5. A

    oscilloscope repetitive random sample design?

    anyone have oscilloscope design experience ，pls offer some method to realize it.
  6. A

    about dso.ADC high speed sample,but low store in sram

    Moss, if use this method,the latch's D input port is not sync with low frequency clk pin.
  7. A

    about dso.ADC high speed sample,but low store in sram

    thanks you. maybe i can try to use a 2:1 circuit to divide ADC output into half,from 20MHz data divid into 10MHz.it will give me more time to take care of delay.
  8. A

    about dso.ADC high speed sample,but low store in sram

    thank laktronics your suggest is another method, if I use this method: use still 20MHz clock to AD converter,then use prescale clock to address counter.because i need about 12 type sample rate:10M,5M,2.5M,1.25M ...,so i need a mux to select difference clock to address counter,the counter will...
  9. A

    about dso.ADC high speed sample,but low store in sram

    I can not only use prescaler to AD converter clock,because ad converter can not work below 20MHz,so I need maintain ad converter clock >20Mhz,such as 100MHz,then use prescaler to generate slow clock for sram.
  10. A

    about dso.ADC high speed sample,but low store in sram

    I design a digital oscilloscope,use a 100MHz AD converter ADC08100,ADC08100 can not work below 20MHz sample rate. but i need slow sample rate,such as 5MHz,1MHz,200KHz.......So I think use 100Mhz clock to sample,and use slow clock(ex.5MHz) to store sram,equal every 5 sample only store one data...
  11. A

    anyone have Tektronix 475 user manual or service manual

    tektronix 475 I need Tektronix 475 user manual or operation manual or service manual,anyone can help me?thanks
  12. A

    oscilloscope repetitive random sample design?

    many oscilloscope have random sample function,example:100MHz real sample oscilloscope ca realize 5G random sample rate. how to realize random sample? anyone can help me?
  13. A

    need usbscope50 tiny usb oscilloscope schematic

    usbscope50 schematic but it not usbscope schematic Added after 4 minutes: anyone have usbscope inter clear picture?
  14. A

    Digital oscilloscope Project

    jyetech oscilloscope source code random repetitive sample can reach high sample rate(ex.5GHZ) use low sample adc(ex.100MHZ),but how to realize random repetitive sample?
  15. A

    how to make so fast TDC(time data convert) circuit

    tdc time I want build a TDC circuit for my oscilloscope random repetitive sample,use TDC circuit to measure time between trig point to first sample clock .I select anlog TDC circuit,when trig occur,start current source fast charge capcitance, and first sample clk to stop slow discharge...
See more

Part and Inventory Search

Back
Top