Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
owh, i got it now. thanks u very much u guys are very helpful.
so, how im gonna implement it into DE2 board? just assign the pin assignment of top level module,
and run the program, right? dont have to use SOPC right?
i already attached the whole code for CPU but here is the RAM code
module RAM (Q,D,addr,we,clk);
input [7:0] D;
input [7:0] addr;
input we,clk;
output [7:0] Q;
wire high;
assign high=1;
lpm_ram_dq myRAM (.q(Q),.data(D),.address(addr),.we(we),.inclock(clk),.outclock(high));
defparam...
i think im using internal RAM but im not very sure about this. from this example ( https://www.edaboard.com/threads/110622/ )
it is already given the verilog code for the RAM. that mean im using internal RAM, right?
and one more i dont have to use SOPC builder right?
im totally blur right now...
i had already installed the quartussII and compiled the code. actually im a little bit confuse with the module RAM in this example.
How to implement RAM module into DE2 board?
Do i need to use SOPC builder to implement it?
sorry, im very beginner. please help me. :)
Hi,
i'm new here and still new in FPGA design. i hope this is the right place to post. i had tried an example to design a simple CPU from
https://www.edaboard.com/threads/110622/
actually i has no problem with the codes, it's compile successfully but i dont know how to implement this code...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.