Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by aliputa

  1. A

    Which tool can be used to check that my chip has an EM problem?

    Re: electromigration some small trick if there's some EM violation on the PG(power ground) nets. 1 increase metal width (said as others) 2 use double layers metal (maybe triple) 3 make some holes on these metal(a little effect)
  2. A

    how does the ICC calculate the EM problems??

    Re: how to calculate the EM as i known, there is hardly a EM violation on the signal nets. It more likely happens on the P/G nets, so, if we discussed some EM violation, it is often on the P/G grid. As others friends said, the EM violation threshold will be determined by the PVT(Process...

Part and Inventory Search

Back
Top