Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I'm tring to generate a false post-sim waveform for Power Analysis.
What I have are,
1. RTL sim waveform, fsdb or vcd.
2. rtl2gate mapping file(from synthesis tool)
3. SDF files of different corners
Is there any way I can generate a post-sim waveform, so I won't have to wait for real...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
