Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ISE6.1 Bug ??
Hi All!
I got a problem using LUTs (any of them)in
schematic Design in ISE6.1. All signals connected to the Inputs of the LUTs are consedered as unused, so they are removed with LUTs connected to them. The reason of this seem to be wrong *vhf containing additional INIT...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
