Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by alex_hung

  1. A

    PROBLEM with XILINX SPARTAN3 STARTER KIT

    Hi, Please check the configuration mode setting jumpers: M[2:0], if you want to use JTAG to lownload the FPGA, you must set it to "JTAG" mode by these jumper. You can found what I say in the "user guide", Chapter 9, page36. Regards
  2. A

    Bluetooth 1.1 Core spec 1/5

    Here is one url: **broken link removed** **broken link removed**
  3. A

    Bluetooth 1.1 Core spec 1/5

    Bluetooth 1.1 Core spec 1/5 Uploaded file: **broken link removed**
  4. A

    Verilog HDL Synthesis A Practical Primer

    It's so nice for this article for Verilog starter!

Part and Inventory Search

Back
Top