Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for your reply
1. resistance is a good practice but its performance as i understand similar to guard ring and thus less effective if compare to DNW with quiet VDD connection.
2. sensor pad is a good practice but Thermal sensor in my case defined as IP that shouldn't depend on...
Laybear, thank you for your answer.
I agreed with all the claims above, but, sorry, the answer is too general...
I have the case that properly described by case 2 ( middle ) on the plot diagram above .
Given: small analog block (say thermal sensor 30ux30u ), is placed in the center of...
Hi Lazybear, thank you for your answer. My point is - the first (left ) one case, when both gnd and VDD are shared for Analog and Gid parts, means analog supply have the same noise as digital supply and see all the spikes 1:1 generated there. In this case, DNW connection should filter the...
HI
I wonder to know how Deep Nwell could improve the total noise isolation of analog NMOS transistor in digital noisy environment. I know that DNW should isolate the NMOS bulk from bulk noise ( in addition to guard ring) but the Analog and Digital blocks shares the same supplies, means that...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
