Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I want to simulate a PLL (as a part of the system) in Keysight SystemVue. Does anybody have an idea how to do it? There are no components like phase detector, VCO etc. in the Parts Selector.
Thank you!
Hi all!
I design mixer for the first time with HBTs. Some quick questions:
1. How should the switching quad be biased regarding the Vce voltage? (the analog for CMOS is minimal VDS to get almost ideal switch...)
2. How should the transcoductor and switching quad be biased?
Thanks!:)
So that means that while transistor is unstable the mag could be positive while the s21 negative? Mag btw is not well defined for negative k since it has sqrt (k-1) term...if I remember correctly.
- - - Updated - - -
Can you elaborate a little? Just give an intuition of that- s11 and s22 are...
Hey there!
I just have a little fundamental question - why should we work in impedance mismatches in low frequencies (voltage/current gain) and not just trying to match to get the maximum power , like we do in RF? Don't we care about power losses that the reflection causes?
Thanks!
Hi all!
I am trying to simulate CPWG line with momentum in high freqs. I define the single mode port for the central WG and 2 ground reference ports for the ground planes (see attached picture). I got some not realistic results. I was told that I need to define the Coplanar ports in order to get...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.