Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
suppose i want to display the output of the equation
A=Z/D
where Z=.002
and D=.125
here A is the output
how can i do this if i need an accurate result,ie i want to know will verilog be able to handle such a real value? if yes will it be synthezisable?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
