Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i have a problem in simulation of transistor ..i just fond that the voltage Vgs is not pratiqe on silvaco
# (c) Silvaco Inc., 2015
go atlas
TITLE a-si TFT simulation
mesh
#
x.m l=0 spac=0.1
x.m l=1 spac=0.1
x.m l=2 spac=0.1
x.m l=3 spac=0.1
#x.m l=4...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
