Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by akhtar

  1. A

    calculation core size

    Check the area report output by DC. It will contain the standard cell area/size, plus the total cells in the design.
  2. A

    Anyone can give me a explanation about ECO in ASIC design?

    asic eco ECO usually happens either in a very late stage of project, or a revision of the project. ECO stands for Engineering Change Order. Suppose your design is synthesized, timing clear, and past the Place-and-Route stage. The netlist is ready and about to go out to get manufactured. But...

Part and Inventory Search

Back
Top