Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I want to know what is the Voltage at which an SOI device's backgate (handling wafer under the BOX) is tied to
Is it Vdd, or GND, or is it left floating?
In other words what is the impact of biasing this substrate when it is isolated from the Devices' bodies by the BOX layer?
Thanks in...
Hi,
I want to know more about LDMOS
-How is it different from normal MOS?
-What are the Advantages?
-What are the disadvantages?
-Compared to normal MOS, what are the Ron and Coff, and Ft?
-In what applications is it used?
-I hear it is being used much in base stations PAs, but in different...
Greetings,
I have built a Folded Cascode OTA with NMOS diff pair and made its CMFB circuit, feeding back at the Lowest NMOS pair biasing voltage,
the problem arising now is when I try to bias the NMOS pair above it using a current mirror to generate a reference bias. any Ideas on how to make...
Greetings,
I've heard that there is some relation between open loop GBW and Closed loop BW, what is it exactly, and if possible I want a proof on it.
thanks.
Greetings,
I wanted to get some knowledge about the gm over Id MOS sizing method
why is it used
and is there a good explanation with an example about this method?
Thanks
Greetings,
I wanted to know is there somehow a topology for a diff input diff output buffer that is analogous to the famous diff input single output buffer, from signal point of view this is not impossible, but if you just try to connect inputs of the OTA to its outputs (in analogy to the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
