Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is there a minimum reset pulse width requirement for the flip flop?
Also, what happens if the reset input of a reset synchronizer glitches while the clock qas off for sometime (and will remain off for sometime)? will the reset synchronizer output be asserted? or remain de-assertes? or goes...
Could you please explain why?
my understanding is that metastability only happens when the FF is expected to change It's state (from 1 to 0 or vise versa) and a timing violation happens which will cause metastability for sometime.
Hence, if the input is stable, there will be no change in the...
i was making a project and i needed to increase the output resistance of a MOSFET so i increased it's length
I was wondering why decreasing it's width wouldn't have the same effect on the output resistance or even no effect at all
although ro = d(Vds)/d(Id) ≈ 1/λId
and Id ≈...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
